

CLEAN COPY OF ALL PENDING CLAIMS

1. A method of fabricating a semiconductor device comprising:

- (a) providing a semiconductor heterostructure comprising a relaxed $Si_{1-x}Ge_x$ layer on a substrate, a strained channel layer on said relaxed $Si_{1-x}Ge_x$ layer, and a $Si_{1-y}Ge_y$ layer on said strained channel layer;
- (b) chemically reacting at least a portion of said $Si_{1-y}Ge_y$ layer to form a chemically modified $Si_{1-y}Ge_y$ layer on said strained channel layer;
- (c) removing said chemically modified $Si_{1-y}Ge_y$ layer to expose said strained channel layer; and
- (d) providing a dielectric layer on said exposed strained channel layer.

A2 2. The method of claim 1 wherein step (b) comprises oxidizing said at least a portion of said $Si_{1-y}Ge_y$ layer.

A3 3. The method of claim 1 wherein said dielectric layer comprises a gate dielectric of a MISFET.

4. 10. The method of claim 1 wherein the strained channel layer comprises Si.

5. 11. The method of claim 1 wherein x is approximately equal to y.

6. 12. The method of claim 11 wherein step (a) further comprises providing a sacrificial Si layer on said $Si_{1-y}Ge_y$ layer.

7. 13. The method of claim 1 wherein $y > x$.

8. 14. The method of claim 13 wherein step (a) further comprises providing a sacrificial Si layer on said $Si_{1-y}Ge_y$ layer.

9. 15. The method of claim 14 wherein step (a) further comprises providing a sacrificial Si layer on said $Si_{1-y}Ge_y$ layer having a thickness greater than the critical thickness.

10. 16. The method of claim 1 wherein said substrate comprises Si.

11. 17. The method of claim 1 wherein said substrate comprises Si having a layer of SiO_2 thereon.

A4 *Concl'd* 12. 18. The method of claim 1 wherein said substrate comprises a SiGe graded buffer layer on Si.

A5 13. 20. A method of fabricating a semiconductor device comprising:

(a) providing a semiconductor heterostructure comprising a relaxed $Si_{1-x}Ge_x$ layer on a substrate, a strained channel layer on said relaxed $Si_{1-x}Ge_x$ layer, and a $Si_{1-y}Ge_y$ layer on said strained channel layer;

(b) removing said $Si_{1-y}Ge_y$ layer to expose said strained channel layer;
and

(c) providing a dielectric layer on said exposed strained channel layer.

21. (Cancelled)

A6 14. 22. The method of claim 20 wherein step (c) comprises forming the gate dielectric of a MISFET by providing a dielectric layer on said exposed strained channel layer.

15. 23. The method of claim 22 wherein step (c) comprises forming the gate dielectric of a MISFET by providing an oxide on said exposed strained channel layer.

A7 16. 26. The method of claim 20 wherein said strained channel comprises Si.

17. 32. The method of claim 20 wherein said substrate comprises Si.

A8 18. 33. The method of claim 20 wherein said substrate comprises Si having a layer of SiO_2 thereon.

19. 34. The method of claim 20 wherein said substrate comprises a SiGe graded buffer layer on Si.

20. 36. A method of fabricating a semiconductor device comprising the steps of:

(a) providing a semiconductor heterostructure comprising a relaxed $Si_{1-x}Ge_x$ layer on a substrate, a strained channel layer on said relaxed $Si_{1-x}Ge_x$ layer, a $Si_{1-y}Ge_y$ spacer layer, a Si layer, and a $Si_{1-w}Ge_w$ layer;

(b) removing said $Si_{1-w}Ge_w$ layer to expose said Si layer; and

(c) providing a dielectric layer on said Si layer.

21. ~~40~~². The method of claim ~~3~~² wherein oxidizing of at least a portion of said $Si_{1-y}Ge_y$ layer is performed using a wet oxidation technique.

22. ~~41~~²¹. The method of claim ~~40~~²⁰ wherein said wet oxidation technique is utilized at a temperature up to about 750°C.

A/10 23. ~~42~~¹³. The method of claim ~~20~~²⁰ wherein step (b) comprises removing said $Si_{1-y}Ge_y$ layer to expose said strained channel layer using either wet or dry etch technique.

24. ~~43~~¹³. The method of claim ~~20~~²⁰ further comprising the step of removing at least a portion of the strained channel layer to eliminate residual Ge.

25. ~~44~~²⁰. The method of claim ~~36~~²⁰ wherein step (b) comprises removing said $Si_{1-w}Ge_w$ layer to expose said Si layer using either wet or dry etch technique.